

GRAPHENE NANORIBBON BASED CMOS MODELLING

AHMED K. JAMEIL

UNIVERSITI TEKNOLOGI MALAYSIA

GRAPHENE NANORIBBON BASED CMOS MODELLING

AHMED K. JAMEIL

A project report submitted in partial fulfilment of the
requirements for the award of the degree of
Master of Engineering (Electrical-Microelectronics and Computer System)

Faculty of Electrical Engineering
Universiti Teknologi Malaysia

JUNE 2012

*To my family, especially my beloved wife for her helpfulto my brother Mahmoud
Khudaer Jameil.*

ACKNOWLEDGEMENT

In the name of God, the most gracious, the most merciful. I offer my sincerest gratitude to my supervisor, Dr. Mohammad Taghi Ahmadi, who has supported me throughout my research with his patience and knowledge. I attribute the level of my Masters degree to his encouragement and effort and without him this project, too, would not have been completed.

Special thanks should be given to my student colleague. Also thank the members of Computational Nanoelectronics (CoNE) Research Group to support my in this project.

Finally, words alone cannot express the thanks I owe to my wife for supporting and encouraging me to pursue this degree.

Ahmed K. Jameil

ABSTRACT

Graphene nanoribbons are among the recently discovered carbon nanostructures, with unique characteristics for novel applications. One of the most important features of graphene nanoribbons, from both basic science and application points of view, is their electrical conductivity. The impressive properties of graphene such as the linear energy dispersion relation, room-temperature mobility as high as $15000 \text{ cm}^2/\text{Vs}$ with current density 2 A/mm . This makes it a remarkable candidate for electronic devices of the future. Graphene nanoribbon (GNR) with outstanding electrical and thermal properties indicates quantum confinement effect. GNR as a new material which can be used with Si complementary metal oxide semiconductor (CMOS) technology to overcome the integrated circuits hit transfer problems. GNRCMOS devices operated at high source-drain bias show a saturating I-V characteristic. In this project armchair GNR with semiconducting properties in the CMOS technology application is in our focus. Based on the presented model comparison study on transfer characteristic is reported which illustrates that the performance and electrical properties of GNRCMOS. The measurements of the GNRCMOS confirm larger than 0.1 eV bandgap with channel length 20 nm. These parameters have been replicated on CMOS. The low noise margin (NM_L) and the high noise margin (NM_H) are 1.156 and 1.053 volt reported respectively which is comparable by SiCMOS with 0.6744 volt NM_L and 1.39 volt NM_H respectively. The voltage transfer curve (VTC) of GNRCMOS is calculated (13.2978) while for the SiCMOS device is 7.999309.

ABSTRAK

Graphene nanoribbon adalah antara nano struktur karbon yang baru dijumpai dan mempunyai ciri-ciri unik bagi penggunaan yang baru. Berdasarkan pengetahuan sains asas, graphene nanoribbon dipercayai mempunyai ciri-ciri konduktor elektrik yang sangat baik. Graphene nanoribbon mempunyai ciri-ciri yang sangat mengagumkan seperti, tenaga penyebaran yang linear dan pergerakan suhu bilik yang tinggi ($15000\text{cm}^2/\text{Vs}$) dengan ketumpatan arus sebanyak 2A/mm . Ini menjadikan graphene nanoribbon sebagai peranti elektrik yang mempunyai ciri-ciri luar biasa bagi penggunaan masa hadapan. Sifat-sifat elektrik dan terma yang masih belum jelas menunjukkan bahawa terdapat kesan pengurungan kuantum dalam graphene nanoribbon (GNR). GNR boleh digunakan sebagai bahan baru di dalam Si teknologi semikonduktor oksida logam pelengkap (CMOS) untuk mengatasi masalah pemindahan dalam litar bersepadu. Peranti GNRCMOS yang beroperasi pada sumber saliran yang tinggi telah menunjukkan ciri-ciri kumpulan I-V. Di dalam projek ini, kami memfokus pada penggunaan GNR untuk diaplikasikan di dalam CMOS teknologi kerana sifatnya sebagai semikonduktor yang baik. Kajian mengenai perbandingan model yang dibentangkan telah menggambarkan prestasi dan sifat elektrik yang baik bagi GNRCMOS. GNRCMOS telah disahkan mempunyai ukuran bandgap yang lebih besar dari 0.1 eV dengan saluran sepanjang 20 nm . Kesemua parameter tersebut telah disalin pada CMOS. NM_L (1.156 volt) dan NM_H (1.053 volt) untuk GNRCMOS telah dibandingkan dengan NM_L (0.6744 volt) dan NM_H (1.39 volt) untuk SiCMOS. Pengiraan keluk pemindahan voltan (VTC) bagi GNRCMOS telah memberikan nilai $13,2978$ manakala untuk peranti SiCMOS adalah 7.999309 .

TABLE OF CONTENTS

CHAPTER	TITLE	PAGE
	DECLARATION	ii
	DEDICATION	iii
	ACKNOWLEDGEMENT	iv
	ABSTRACT	v
	ABSTRAK	vi
	TABLE OF CONTENTS	vii
	LIST OF TABLES	x
	LIST OF FIGURES	xi
	LIST OF ABBREVIATIONS	xiii
	LIST OF SYMBOLS	xv
	LIST OF APPENDICES	xviii
1	INTRODUCTION	1
	1.1 Research Background	1
	1.2 Production	4
	1.3 Objective	5
	1.4 Problem Statement	5
	1.5 Scope of the Study	6
	1.6 Summary	6
	1.7 Organization of project	7
2	LITERATURE REVIEW	8
	2.1 Graphene Nanoribbon	8
	2.1.1 Structure of Graphene Nanoribbon	8
	2.1.2 Properties of Graphene Nanoribbon	10
	2.1.2.1 Electron Transport in Armchair GNR	12
	2.1.2.2 Electron Transport in Zigzag GNR	15
	2.1.3 Growth of Graphene Nanoribbon	16

	2.1.3.1	Chemical Method	17
	2.1.3.2	Unzipping Carbon Nanotubes	19
	2.1.3.3	Lithography	20
2.2		Graphene Nanoribbon Field Effect Transistor	24
	2.2.1	Device Structure of GNRFET Nanoribbon Field Effect Transistor	24
	2.2.1.1	Single Gate GNRFET	26
	2.2.1.2	Wrapped Gate GNRFET	26
	2.2.1.3	Double Gate GNRFET	28
	2.2.2	Operation of GNRFET	29
	2.2.2.1	Schottky-Barrier GNRFET	29
	2.2.2.2	MOSFET-like GNRFET	31
2.3		Type Complementary metal oxide semiconductor base on metal	32
	2.3.1	Silicon Complementary metal oxide semiconductor (SiCMOS)	32
	2.3.2	Carbon nanotube completely metal oxide semiconductor (CNTCMOS)	35
	2.3.3	Graphene nanoribbon completely metal oxide semiconductor (GNR CMOS)	38
2.4		Inverter	39
2.5		Applications of Monolayer Graphene	40
	2.5.1	2D graphene FETs	41
	2.5.2	Epitaxial graphene RF FETs on SiC for analog applications	43
	2.5.3	Wafer-scale 2D graphene FETs	44
	2.5.4	Long channel graphene FET model	46
2.6		Summary	46
3		RESEARCH METHODOLOGY	49
	3.1	Importance of GNRCMOS	50
	3.2	Research Methodology Flowchart	53
	3.3	MODELLING	53
	3.4	MATLAB Model and T-spice	54
	3.5	Analysis of GNRCMOS Gate	55
4		CONCLUSION	56
	4.1	Introduction	56

4.2	Comparison between GNR and CNT	56
4.3	Modelling	57
4.4	Simulation results	59
4.4.1	I-V characteristics	60
4.4.2	Voltage Transfer Characteristics (VTC)	64
4.4.3	Comparison between conventional CMOS (SiCMOS) and GNRCMOS	66
4.4.4	Gain	67
4.5	Summary	68
5	CONCLUSION AND FUTURE WORK	69
5.1	CONCLUSION	69
5.2	Recommendations for Future Work	70
	REFERENCES	72
	Appendix A	77

LIST OF TABLES

TABLE NO.	TITLE	PAGE
4.1	Relationship between V_{GS} and I_{DS} in SiNMOS	63
4.2	Relationship between V_{GS} and I_{DS} in SiPMOS	64
4.3	Summary comparison between GNRCMOS and SiCMOS	67

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE
1.1	Example of an ex foliated graphene flake	5
2.1	a heterojunction between two "zigzag GNRs Schematics of a GNR-FET".	12
2.2	Atomic structure of an armchair GNR	13
2.3	the electronic structure of armchair	14
2.4	Comparisons of EG versus Width for GNRs and CNTs	14
2.5	Spin density maps	16
2.6	"chemically derived for graphene nanoribbon to sub-10-nm"	17
2.7	Graphene Nanoribbon with interesting morphologies and graphene-junctions	18
2.8	"GNR from CNT "	20
2.9	Schematics of fabrication for graphene channel: (a) The transferred graphene films, (b) e-beam irradiation on the bi-layer resists, (c) pattern transfer to polymethyl methacrylate (PMMA) resists with XR-1541 barriers, (d) reactive ion etching (RIE), (e) lift-off process, and (f) cross-sectional view after RIE	21
2.10	"GNRs drive by STM lithography"	23
2.11	"Atomic resolutions STM image"	24
2.12	the narrowest GNR produced by lithography patterning, of 2.5 nm width.	25
2.13	Single gate (Bottom gate electrode) GNRFET	26
2.14	Single gate (Top gate electrode) GNRFET	27
2.15	"Wrapped Gate GNRFET"	27
2.16	Double gate graphene Nanoribbon	28
2.17	Schottky-barrier GNRFET	30
2.18	MOSFET-like GNRFET	31
2.19	MOS structure	32
2.20	Doping of silicon semiconductor	34

2.21	”p-n semiconductor junction”	35
2.22	The structures of eight allotrope of carbon	36
2.23	”p- and n-FETs on a single CNT”	37
2.24	carbon nanotube CMOS	38
2.25	the voltage transfer characteristics	39
2.26	”VTC for CNTFET”	40
2.27	the CMOS inverter	40
2.28	structure inverter	41
2.29	Schematic of a back gated 2D graphene FET fabrication	42
2.30	IDS as a function of V_G at $V_{DS} = 20$ mV for short-channel	43
2.31	saturating of graphen	44
2.32	characteristics of 2D epitaxial graphene FETs	45
2.33	showing uniform intensity over large for I-V” . [1]	46
2.34	”Schematic band diagram of a graphene channel”	47
3.1	Schematic CMOS structure	51
3.2	Schematic CMOS structure of inverter	52
3.3	Flow chart	53
4.1	graphene nanoribbon	60
4.2	graphene nanoribbon	61
4.3	I-V GNRCMOS	61
4.4	I-V GNRCMOS different VGS	62
4.5	graphene nanoribbon	62
4.6	Relationships between V_{IN} and V_{OUT} in GNRCOMS (VTC)	65
4.7	Relationships between V_{IN} and V_{OUT} (VTC) SiCMOS	65
4.8	VTC of both GNRCMOS and SiCMOS invertors nanoribbon	66

LIST OF ABBREVIATIONS

SB	–	Schottky Barrier
SEM	–	Scanning Electron Microscope
VTC	–	Voltage Transfer Characteristic
SWNT	–	Single Wall Nanotube
SPINFET	–	Spin Field Effect Transistor
Q1D	–	Quasi-One-Dimensional
Q2D	–	Quasi-Two-Dimensional
PMOS	–	P Channel Metal-Oxide-Semiconductor Swing
NMOS	–	N Channel Metal-Oxide-Semiconductor
PTM	–	Predictive Technology Model
pFET	–	Ptype Field Effect Transistor
SPICE	–	Simulation Program Integrated Circuits Especially
O	–	Ohmic
ND	–	Nondegenerate
nFET	–	Ntype Field Effect Transistor
NEGF	–	Non-Equilibrium Green Function
MWNT	–	Multiwall Nanotube
MOSFET	–	Metal-Oxide-Semiconductor Field-Effect Transistor
MOS	–	Metal-Oxide-Semiconductor
ITRS	–	International Technology Roadmap for Semiconductor
IC	–	Integrated Circuit
HFET	–	Heterojunction Field Effect Transistor
GNR	–	Graphene Nanoribbon

DOS	–	Density of state
DIBL	–	Drain-Induced Barrier Lowering
DC	–	Direct Current
D	–	Degenerate
CVD	–	Chemical Vapour Deposition
CNFET	–	Carbon Nanotube Field-Effect Transistor
CMOS	–	Complementary Metal-Oxide-Semiconductor
CNT	–	Carbon Nanotube
AC	–	Alternative Current
ABM	–	Analog Behavioural Modeling
	–	

LIST OF SYMBOLS

σ	–	Conductivity
γ	–	Fitting parameter
Γ	–	Gamma function
\mathfrak{F}	–	Fermi-Dirac function
ψ	–	Wavefunction
V_T	–	Threshold voltage
V_t	–	Thermal voltage
V_{GS}	–	Gate to source voltage
V_{DS}	–	Drain to source voltage
V_{DD}	–	Supply voltage
W	–	Width
V_{ch}	–	Channel voltage
V_c	–	Critical voltage
v_{th}	–	Thermal velocity
v_{sat}	–	Saturation velocity
v_{inj}	–	Injection velocity
v_i	–	Intrinsic velocity
v_f	–	Fermi velocity
v_d	–	Drift velocity
v	–	Carrier velocity
U	–	Potential energy
μ_∞	–	Intrinsic mobility
μ_{eff}	–	Effective mobility

μ_B	–	Ballistic mobility
μ_B	–	Mobility
T	–	Temperature
W	–	Gate oxide thickness
t	–	C-C bonding energy
W	–	Quantum resistance
R_o	–	Ohmic resistance
$R_{channel}$	–	Channel resistance
R_c	–	Contact resistance
R	–	resistance
r	–	Signal resistance
Q	–	Total number of charge
r	–	Signal resistance
q	–	Number of charge
p	–	Momentum
ρ	–	Resistivity
N_c	–	Effective density of state
η	–	Normalized Fermi energy
n	–	Carrier concentration
m^*	–	Effective mass
L_{ind}	–	Inductance
L	–	Length
ℓ_{eff}	–	Effective mean free path
ℓ_B	–	Ballistic mean free path
ℓ	–	Mean free path
k_B	–	Boltzmann Constant
k	–	Wavevector
I_{sat}	–	Saturation current
I_{DS}	–	Drain to source current
h	–	Plank's constant

G	–	Conductance
F	–	Carrier force
E_v	–	Valence band
E_g	–	Bandgap energy
E_F	–	Fermi energy
E	–	energy
ε_o	–	Vacuum permittivity
E_C	–	Conduction band
ε_c	–	Critical electric field
ε	–	Electric field
D_o	–	Metallic density of state
$D(E)$	–	Density of state
d	–	Diameter
C_Q	–	Quantum capacitance
C_C	–	Oxide capacitance
C_L	–	Load capacitance
C_{int}	–	Intrinsic capacitance
C_{GS}	–	Gate to source capacitance
C_{GD}	–	Gate to drain capacitance
C_g	–	Gate capacitance
C_{ext}	–	Extrinsic capacitance
C_{DB}	–	Drain to bulk capacitance
C	–	Capacitance
A	–	Area cross section
a_{cc}	–	Nearest C-C bonding distance
a	–	Vector of lattice
	–	

LIST OF APPENDICES

APPENDIX	TITLE	PAGE
A	PUBLICATIONS	77

CHAPTER 1

INTRODUCTION

1.1 Research Background

The transistors on a modern Intel Pentium chip are 200 times smaller than 10 millionths of an meter in spite of the prediction by scientists, in 1961, that transistors on a chip could ever be smaller than that [1]. Researchers are currently working on innovative ways of building tiny devices. In particular, several emerging electronic devices such as carbon nanotubes Field Effect Transistors (FETs) [2–4], Si nanowire FETs [2–4], and planar III-V compound semiconductor (e.g., InSb, InAs) FETs [4] are being investigated. They are all promising potential device candidates for integration onto the silicon platform for enhancing circuit functionality and also for the extension of Moores Law [2]. The channel material could be narrow graphene based in future transistors.

”Physicists Andre K. Geim, and Konstantin S. Novoselov, of the University of Manchester in the U.K., won the 2010 Nobel Prize in Physics for their discovery of graphene, a one-atom thick sheet of carbon atoms, arranged in a honeycomb pattern that boasts of outstanding mechanical and electronic properties”.

The ”idea that a single freestanding sheet of graphene, a one atom thick carbon film that rests on or is suspended from (but is not tightly attached to a support) could be isolated had been investigated since the 1980s when carbon nanotubes and buckeyballs were discovered [2]. By the early part of this decade, researchers had concluded that freestanding graphene could not be isolated after years of trying unsuccessfully to separate graphite into its constituent graphene sheets. Thermodynamics principles predicted that the material would spontaneously roll up into a nanotubes or other curved structure. Yet in 2004, Geim and Novoselov, worked out a surprisingly simple method for exfoliating little chips of graphite by folding adhesive tape against the

crystals and repeatedly peeling apart the tape. The team showed that not only could single sheets of graphene be isolated, but they remain particularly stable at room temperature”.

An explosion in graphene research resulted from the ”discovery of that rudimentary method for isolating graphene sheets. For advanced computing applications , digital displays [3, 4] and other types of flexible electronics [3–5], and advanced composite materials, it has quickly become a top choice. The possibility of using graphene in device applications in a manner similar to carbon nanotubes has risen due to this”.

Recently, ”carbon nanotubes (CNTs) have enjoyed a lot of attention in the literature, mostly because of their potential to replace silicon (Si) as the material of choice for the channel of Field Effect Transistor (FET) devices. Electron and whole mobility in CNTs have been measured and predicted to be exceedingly high, to the point where CNT-based transistors can be described as nearly ballistic. No straightforward way exists of patterning even simple CNT-based circuits [3], [4] even when the electronic properties of CNTs are excellent for FET applications. Presently, revolutionary advances in process technology appear to be needed for large-scale integration of CNT devices. Grapheme, being a zero-gap semiconductor [2], cannot be used directly in applications such as field-effect transistors (FETs). However, in addition to the two dimensions (2D) confinement, the graphene electrons can be further confined by forming narrow graphene ribbons [5]”.

Mistake Fujita and co-authors originally introduced graphene ribbons as a theoretical model to ”examine the edge and nanoscale size effect in graphene [4-6], which are essentially edge-terminated graphene sheets. Even though they offer the possibility of lithographic patterning on silicon carbide (SiC) substrates, potentially solving the major obstacle to large-scale integration, the GNRs are expected to have similar electronic properties to CNTs ” [3, 4].

X Wang et al [6]”did one of the first works to demonstrate sub-10 nm width GNR-FETs. They achieved such dimensions because they started with GNRs that had been chemically derived at smaller dimensions using the process described in Section 2.1.3.1 instead of patterning GNRs from a planar sheet with e-beam lithography. In this process, exfoliated graphene is dispersed into a chemical solution by signification, creating very small fragments. After that, the solution is applied to a substrate, dried and GNRs identified with atomic force microscopy. These GNRs ranged from

monolayer to trilateral. They were deposited on a silicon dioxide (SiO_2) dielectric over a highly doped silicon back gate, and contacted with palladium (Pd) source/drain electrodes". It is a new project referred to as Graphene-based Nan electronics.

With financial support from the European Commission, devices (GRAND) have recently been set up in Europe to investigate technical aspects connected with the feasibility, design, fabrication and complimentary metal-oxide-semiconductor (CMOS) integration of graphene nanoribbon field effect transistors (GNRFETs).

"The semi-classical top-of-the-barrier ballistic model [7] was utilized with the corresponding calculated band-structure", in this study, to investigate the performance of MOSFET like-GNRFET. This model can capture 2D electrostatics based on a simple capacitance model, calibrated to the device structure. Through the self-consistent calculation, it can also capture quantum capacitance. It calculates the carrier transport properties based on the electronic structure of the channel at the top of the barrier. It provides insights of device physics, even though it is a simple model. It has also been widely utilized in investigating the ultimate device performance of the different novel channel MOSFETs.

The upper limit performance potential of ballistic graphene nanoribbon MOSFETs is examined using the "semi-classical top-of-the-barrier ballistic" model In X et al [4]. It has been shown in their study that semiconducting ribbons, that are a few nanometers in width, electronically behave in a manner similar to carbon nanotubes, thus attaining similar on-current performance. The authors compared ideal, ballistic GNR MOSFETs with width $w=2.2\text{nm}$ and 4.2nm to an ideal ballistic Si MOSFETs whose device structure was specified by the 90nm node of ITRS report. They found that an ideal ballistic MOSFET can be outperform by an ideal ballistic GNR MOSFET by up to 200 % in terms of on-current density at a fixed off-current.

The device performance of different type of GNR MOSFETs has been evaluated and compared to a cylindrical gate "CNT MOSFETs using the semi-classical top-of-the-barrier ballistic model "in the study by X et al [3]. The 1nm diameter cylindrical CNT MOSFET outperformed the 1.4nm width single gate armchair GNR MOSFET by 200% in terms of on-current density as shown by the study. The 1.4nm width double gate armchair GNR (with similar band gap (0.8eV) as the 1nm diameter zigzag CNT) MOSFET, has, however, performance comparable to the 1nm diameter cylindrical CNT MOSFET. Next, the authors investigated in detail, the ultimate performance of a 3nm width armchair GNR MOSFET with double gate structure.

Compared to the 1nm diameter zigzag CNT, the 3nm wide armchair GNRs has similar width as the circumference of the CNT, but has a smaller band gap (0.5eV). The double gate 3nm width armchair GNR MOSFET was found to have outperformed both the cylindrical 1nm diameter CNT MOSFET and the double gate 1.4nm width armchair GNR MOSFET when the total current and current density were evaluated.

1.2 Production

Single-layer graphene was first produced by a mechanical exfoliation technique. Starting with highly oriented pyrolytic graphite (HOPG), a sticky "scotch tape was used to peel-off a few layers of graphene". Since the "graphite" is sliced into two parts, each part has to be thinner than the original one. Repeating it several times produces thin flakes, which can be transferred to a (silicon) substrate. Single layer flakes can be identified by optical microscopy (Figure 1.2 (left)) [8] and can be verified by Raman measurements [9] or by atomic force microscope (AFM).

A more "scalable" method to produce graphene is to grow it on a suitable planar surface using "chemical vapor deposition (CVD), molecular beam epitaxy (MBE), or by "the reduction of SiC [10–12]. These methods can now produce both multilayer and single-layer graphene on large-area substrates [Figure 1.2 (right)]. The clear advantage is that one can cover an entire wafer with graphene by such growth methods. The CVD technique is often performed on metal substrates (Cu, Ni, Ru) due to the underlying hexagonal symmetry of the lattice, which initiates graphene formation. The low solid solubility of carbon results in limited, few-layer growth [10].

These as-grown thin films on metal cannot be used in ordinary electronic applications due to the direct (electrical) contact with the underlying metal. However, it is possible to transfer the graphene from them to insulating substrates like silicon or quartz by etching the metal substrate away. Epitaxial growth on insulating SiC substrates is also possible. At high temperatures, the surface Si-C atoms start to dissociate, and Si is pumped away, leaving excess carbon on the surface, which reconstruct as a graphene layer [11,13,14]. It has now established that such 'epitaxial-graphene' layers are identical to graphene obtained by other methods.




Figure 1.1: (left) Example of an exfoliated graphene flake. There is a monolayer flake on the middle, double layer flake on the left and a multilayer flake on the right. (right) AFM micrograph of the epitaxially grown graphene surface on SiC. The graphene is atomically smooth; the steps are of the substrate. The image is 10 x 10 μm , gray scale range: 20 nm.

1.3 Objective

Focus of this study is to evaluate the upper limit performance potential of graphene nanoribbon CMOS and specifically:

- (a) Study and analyze the electrical properties of GNR on the CMOS technology.
- (b) Understand the electrical characteristics of this low dimension transistor.
- (c) Study the possible role of GNRCMOS in future electronic systems.
- (d) Improvement of GNR CMOS performance through simulation by using T-spice and MATLAB.

1.4 Problem Statement

Every three years, the progress in device scaling has followed an exponential curve with the doubling of the device density on a microprocessor. This is now known as Moore's law. It was initiated by Intel's founder, Gordon Moore. Continued success in device scaling is necessary for maintaining the evolutionary technological improvements that have been the foundation for integrated circuit development and design this far. The channel length of CMOS has pushed by this into the nanoscale regime. With the extreme scaling of CMOS, new challenges arise as the Si based

CMOS reaches its performance limits, with short channel effects coming into place. This brings us to the search of new devices or materials which would be able to keep the transistor scaling in accordance with Moores Law. .

”Yet we do need an adjunct to silicon, because so much of the potential market for electronics has yet to be opened. Electronics in paper, on walls, and in clothing are today mere novelties, simply because silicon can’t easily be painted on a surface, draped on a flexible platform, or used to cover large areas. What’s needed is something that can do all that and still be churned out cheaply and in bulk, processed easily, and slipped deftly into the guts of the next generations of electronics”.

Grapheme, the alternative material, is at the top of the substituent list. There has been many contenders for Silicon ”in the past, these includes germanium (the material used for the very first transistor), and gallium arsenide, which in spite of its usefulness is still a mere niche material. Why do we therefore nurse such high hopes for this rarefied form of carbon” This study seeks to fill the gap by separating reality from hype.

1.5 Scope of the Study

The T-spice and MATLAB used in the simulation of the proposed technique is the base for analysis in this thesis. Therefore we did not considered the experimental details of the resulting device. The production of GNRCMOS is currently at the embryonic stage. The simulation is therefore not based on any existing standard although the current novel transistor and some experimental data on GNRCMOS are considered in selecting simulation parameters. The comparison of study between SiCMOS and GNRCMOS base on analysis voltage transfer characteristic (VTC) and current voltage curve (I-V curve).

1.6 Summary

It is important that ”the potential device candidates that will be integrated onto the silicon platform to enhance circuit functionality and also for extending Moores Law should be frequently benchmarked against the existing and anticipated silicon (Si) analog transistor data”. In this study, we will:

- Try on measurement the progress of research.
- "Identify the various device-related strengths, as well as limitations of these novel devices and focus on solving these device related problems in order to accelerate the research progress".
- Study the possible role of GNRCMOS in future electronic systems.
- The Comparison of study via modeling & simulation.

1.7 Organization of project

At the beginning, Chapter 1 shows the introduction on nanodevices, carbon nanotube and graphene nanoribbon and the study on CMOS and FET and application them, then discussing the "objectives of the project and the scope of the research" taken in consideration the analysis graphene nanoribbon and comparison between SiCMOS and GNRCMOS. After that, to study the solution of how to analysis Voltage Transfer Characteristic VTC from I-V curve and comparison with simulation part for SiCMOS.

While, Chapter 2 clarify the structure and background of graphene nanoribbon. Also study on properties on graphene nanoribbon. And make comparison between carbon nanotube and graphene nanoribbon base on properties. Also in same chapter discussion the challenging in graphene that are surface and interface effects on charge transfer, contact resistance, high k insulator, deposition method, band gap engineering method, mobility, integration, doping and compatibility with CMOS. Moreover Why use graphene in CMOS. In chapter discuss desirable electric characteristics which are comparable to that achieved in CNTs, such as the fast switching behaviors, high carrier mobility and ballistic transport which were discussed earlier.

Chapter 3 explains the methodology of this study. Method is find drain current in graphene nanoribbon CMOS (GNRCMOS) and modeling equation by using matlab and T-SPICE.

Chapter four contains the results of different value VGS, VDS and extract the data to draw VTC. Their comparison with simulation part finally chapter five gives the conclusion and future work for this study.

REFERENCES

1. Tahy, K. *2D GRAPHENE AND GRAPHENE NANORIBBON FIELD EFFECT TRANSISTORS*. Dissertation. the University of Notre Dame. April 2012.
2. Lundstrom, M. and Guo, J. *Nanoscale Transistors: Device Physics, Modeling and Simulation*. New York: Springer-Verlag. 2006.
3. Gengchiao Liang, D. E. N., Neophytos Neophytou and Lundstrom, M. S. Technical Proceedings of NSTI Nanotechnology Conference and Trade Show, vol.1: Springer-Verlag. 2007.
4. Gengchiao Liang, D. E. N., Neophytos Neophytou and Lundstrom, M. S. *Theoretical study of Graphene Nanoribbon Field-Effect Transistors*. Dissertation. University of Sheffield. 2002.
5. Fujita M., N. K., Wakabayashi K. and K., K. Peculiar Localized State at Zigzag Graphite Edge, J. Phys. Soc. Jpn. Vol.65, pp. 1920-1923: Springer-Verlag. 1996.
6. X. Wang, X. L. H. W. J. G., Y. Ouyang and Dai, H. Room-Temperature All-Semiconducting Sub-10-nm Graphene Nanoribbon Field-Effect Transistors, Lett. vol. 100, pp. 206803-206807,; Physical Review B.
7. A. Rahman, S. D., J. Guo and Lundstrom, M. Available: www.itrs.net.vol. 50, pp. 1853-1164: Electron Devices.
8. Rosales, L. Transport Properties of Graphene Nanoribbon Heterostructures, vol.39, pp. 537540,; Microelectronics,.
9. Naeemi, A. and Meindl, J. D. Electron Transport Modeling for Junctions of Zigzag and Armchair Graphene Nanoribbons (GNRs), Vol. 29, pp.497-499,; IEEE Electron Device Letters.
10. Qimin Yan, J. Y. F. Z. J. Z. J. W. B.-L. G. F. L., Bing Huang and Duan, W. Intrinsic Current-Voltage Characteristics of Graphene Nanoribbon Transistors and Effect of Edge Doping, Nano Lett., Vol. 7, pp.1469-1473,; IEEE Electron Device Letters.
11. Farhad Khoeini, A. S. and Khoeini, F. Electronic transport through

- superlattice-graphene nanoribbons, vol.75, pp.505509,: Eur. Phys. J.
12. Son, M. . L. S., Y; Cohen. Energy gaps in graphene nanoribbons, Vol. 97, pp. 216803- 216806,: Physical Review Letters,.
 13. K. Sasaki, S. M. and Saito, R. Stabilization mechanism of edge states in graphene, vol.88, pp. 113110-113113,: Applied Physics Letters.
 14. Mahmood, A. Towards Graphene based mono-molecular electronics: Structural and electrical characterization of side-gated devices,: Dissertation of university of Toulouse.
 15. Nakada K., D. G., Fujita M. and M.S, D. Edge state in graphene ribbons: Nanometer size effect and edge shape dependence,vol. 54, pp. 1795417961,: Physical Review B.
 16. R. Chau S. Datta, B. D. B. J. J. K. A. M. M. M., M. Doczy and Radosavljevic, M. The rise of graphene,Nature Materials, vol. 6, pp. 183191: Nature Materials.
 17. Erjun Kan, Z. L. and Yang, J. Graphene Nanoribbons: Geometric, Electronic, and Magnetic Properties,Intech, pp. 332-348,: Intech.
 18. Mircea R. Stan, A. G., Dincer Unluer and Tseng, F. Graphene Devices, Interconnect and Circuits Challenges and Opportunities,IEEE Electron Device Letters, vol. 978, pp. 69-72,: IEEE Electron Device Letters.
 19. Zhixin Guo, D. Z. and Gong, X.-G. Thermal conductivity of graphene nanoribbons,vol.95, pp. 163103-163106,: Applied physics letters,.
 20. Naeemi, A. and Meindl, J. D. Conductance Modeling for Graphene Nanoribbon (GNR) Interconnects , vol. 28,pp. 428-431,: IEEE Electron Device Letters.
 21. X. Li, H. D. Chemically Derived, Ultrasooth Graphene Nanoribbon Semiconductors,vol. 319, pp. 1229-1232,: Science.
 22. Iang, e., Q. Superconducting Switch Made of GrapheneNanoribbon Junctions, Nanotechnology ,vol.19 , pp.355706-355713,: Nanotechnology.
 23. Ricardo Faccio, H. P. C. G. a. A. l. W., Pablo A Denis. Mechanical properties of graphene nanoribbons,J. Phys.: Condens. Matter, vol. 21, pp. 285304-285311, 2009.: J. Phys.
 24. Zhiping Xu, Q.-S. Z. and Chen, G. Elementary building blocks of graphene nanoribbon-based electronic devices,Applied Physics Letters,vol.90, pp.223115-223118, 2007.: Applied Physics Letters.

25. G. Dobrik, P. N.-I. P. L., L. Tapasztó and Biro, L. P. Crystallographically oriented high resolution lithography of graphene nanoribbons by STM lithography, *Phys. Status Solidi B* . vol.247, pp.896902,; *Phys. Status Solidi B*.
26. Wang, X. and Dai, H. Etching and narrowing of graphene from the edges, *Vol 2* , pp. 661-665,; *Nature Chemistry*.
27. Campos, L. C. e. a. Anisotropic Etching and Nanoribbon Formation in Single-Layer Graphene, vol.9.7, pp. 2600-2604: *Nano Letters*,.
28. Liying Jiao, G. D.-H. W., Xinran Wang and Hongjie Dai, . Facile synthesis of high-quality graphene nanoribbons, *Nature Nanotechnology*, Vol.5, pp.321-325,; *Nature Nanotechnology*,.
29. Liying Jiao, X. W.-G. D. . H. D. ., Li Zhang. Narrow graphene nanoribbons from carbon nanotubes, *Nature*, vol. 458, pp. 877-880,; *Nature*.
30. Alexander Sinitskii, D. V. K. A. L. H. D. N., Alexandra A. Fursina and Tour, J. M. Electronic transport in monolayer graphene nanoribbons produced by chemical unzipping of carbon nanotubes, *Applied Physics Letters*, vol. 95, pp. 253108-253110,; *Applied Physics Letters*,.
31. Sang-Chul Jeon, Y.-S. K., Dong-Kyu Lee. Fabrication of a Graphene Nanoribbon with Electron Beam Lithography Using a XR-1541/PMMA Lift-Off Process, *Transactions on Electrical and Electronic Materials* ,Vol.11, pp. 190-193,; *Transactions on Electrical and Electronic Materials*.
32. A. Fasoli, A. L., A. Colli and C., A. Fabrication of graphene nanoribbons via nanowire lithography, *Phys. Status Solidi B*.vol.246, pp. 2514-2517,; *Phys. Status Solidi*.
33. Youngki Yoon, S. H. G. I., Gianluca Fiori and Guo, J. Performance Comparison of Graphene Nanoribbon FETs with Schottky Contacts and Doped Reservoirs, *IEEE Trans. Electron Devices*, vol. 55, pp. 23142323,; *IEEE Trans. Electron Devices*.
34. et al., M. Y. H. Energy band-gap engineering of graphene nanoribbons, vol. 98, p. 206805-206808, 2007.: *Physical Review Letters*.
35. Celler, G. and Cristoloveanu, S. J. *App Phys*, 93, 4955: *Applied Physics Letters*.
36. Yijian Ouyang, Y. Y. and Guo, J. Scaling Behaviors of Graphene Nanoribbon FETs: A Three Dimensional Quantum Simulation Study, Vol. 54, pp. 2223-2231,; *IEEE Transactions on Electron Devices*,.

37. Dr. Lei Liao, Y. L. D. Y. Q. P. Y. H., Jingwei Bai and Duan, P. X. High Performance Top-Gated Graphene Nanoribbon Transistors Using Zirconium Oxide Nanowires as High-k Gate Dielectrics, vol.22, pp. 19411945,; Adv Mater.
38. Luryi, S. Quantum capacitance devices, vol. 52, pp. 501503,; Appl. Phys. Lett.
39. et al., M. R. C. Technology exploration for Graphene nanoribbon FETs, in Proc. pp. 272277,; Design Automation Conference.
40. Alam, K. Transport and performance of a zero-Schottky barrier and doped contacts graphene nanoribbon transistors, Semicond. Sci. Technol., vol.24, pp. 015007-015022,; Semicond. Sci.
41. Gengchiao Liang, M. S. L. a. D. E. N., Neophytos Neophytou. Ballistic Graphene Nanoribbon MOSFETs: a full quantum real-space simulation study, vol. 102, pp. 054307-054323,; Journal of Applied Physics.
42. V. Ryzhii, A. S., M. Ryzhii and Otsuji, T. Current-voltage characteristics of a graphene-nanoribbon field-effect transistor, vol.103, pp. 094510-094517,; Journal of Applied Physics.
43. et al., D. B. Effect of edge roughness on electronic transport in graphene nanoribbon channel metal-oxide-semiconductor field-effect transistors, Applied Physics Letters, vol. 92, p. 042114,; Applied Physics Letters.
44. Yoon, Y. and Guo, J. Effect of edge roughness in graphene nanoribbon transistors, vol. 91, p. 073103,; Applied Physics Letters.
45. Colinge, J.-P. Silicon-on-Insulator Technology: Materials to VLSI" ISBN 978-0-7923-9150-0.: Springer Verlag.
46. Avouris, C. Z. H. . P. V., P. Carbon-based electronics. Nat. Nanotechnol. 2, 605615: Springer Verlag.
47. Heinze, S. a. Carbon nanotubes as Schottky barrier transistors. Lett. 89, 106801: Phys. Rev.
48. Franklin, Z., A. D. & Chen. Length scaling of carbon nanotube transistors. Nat. Nanotechnol. 5, 858862: Nat. Nanotechnol.
49. R. Murali, Y. Y. T. B., K. Brenner and Meindl, J. Resistivity of Graphene Nanoribbon Interconnects vol. 30, p. 611: IEEE Electron Device Letters.
50. et al, K. T. Sub-10 nm Epitaxial Graphene Nanoribbon FETs," in IEEE DRC Conf. Digest, vol. 69, Santa Barbara, CA, pp. 39-40.: IEEE Electron Device

Letters.

51. Masa Ishigami, W. G. C. M. S. F., J. H. Chen and Williams, E. D. Atomic Structure of Graphene on SiO₂, Nano Letters, vol. 7, pp. 1643-1648: IEEE Electron Device Letters.
52. et al, Y. Q. W. Record High RF Performance for Epitaxial Graphene Transistors, DC, p. 528.: IEEE IEDM, Washington,.